Grey Relational Hardware-Software Partitioning for Embedded Multiprocessor FPGA Systems

نویسندگان

  • Yang-Hsin Fan
  • Trong-Yen Lee
چکیده

Hardware-software partitioning in an embedded multiprocessor field programmable gate array (FPGA) system is difficult as such systems are uncertain and constraints are various. Moreover, the effect of relational degree for each partitioning combination of system constraints is too difficult analysis to determine a partitioning result. This work applies grey relational analysis to identify a partitioning result for an uncertain system with multiple constraints. Moreover, the relational effect of each partitioning combination is applied to determine the role of each task as hardware or software. Experimental results indicate that the proposed attains a partitioning result with low power consumption and fast execution time for a benchmark with 199 tasks.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Efficiently Hardware-Software Partitioning for Embedded Multiprocessor FPGA Systems

This work proposes a hardware-software partitioning approach named GHO to solve the partitioning issue for embedded multiprocessor FPGA systems. GHO adopts genetic algorithm and hardware-oriented partition to improve the partitioning result with faster execution time, smaller memory size and higher slice usage under satisfied system constraints. Two experimental results demonstrate that GHO is ...

متن کامل

Adaptive Multi-Constraints in Hardware-Software Partitioning for Embedded Multiprocessor FPGA Systems

An embedded multiprocessor field programmable gate array (FPGA) system has a powerful and flexible architecture that the interaction between hardware circuits and software applications. Modern electronic products, such as portable devices, consumer electronics and telematics, can be evaluated rapidly in this platform via the implementation of a set of hardware and software tasks. However, the f...

متن کامل

A Partitioning Flow for Accelerating Applications in Processor-FPGA Systems

This paper presents a hardware/software partitioning flow for improving performance in systemson-chip comprised by processor and Field Programmable Gate Array. Speedups are achieved by executing critical software parts on the reconfigurable FPGA logic. A generic hybrid system architecture is considered by the methodology. The partitioning flow uses an automated analysis process at the basic-blo...

متن کامل

Embedded MTT-DAS Application Prototyping on an FPGA based Multiprocessor Architecture

Improving safety in automobile and vehicle industry is one of the biggest preoccupations of embedded systems designers. Driver Assistance System (DAS) is introduced specially to deal with this concern and proposes solutions in order to assist the car’s drivers with an efficient warning. In this paper we present an FPGA based multiprocessor architecture for the developed MTT-DAS application, the...

متن کامل

Design and Program Multi-processor Platform for High-performance Embedded Processing

Modern embedded markets call for high density computing ability, making it is difficult to use just one microprocessor to meet function requirements of highperformance embedded systems. Multiple processors, including general-purpose embedded microprocessors, digital signal processors (DSPs), ASICs and FPGA hardware accelerators, are often used in these embedded systems. Not all processors in an...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011